5

10

## **Abstract**

A capacitor includes a controlled collapse chip connection system coupled by vias to a plurality of conductive layers embedded in a dielectric. The capacitor and a die can each be mounted on opposite surfaces of a substrate using a controlled collapse chip connection. The controlled collapse chip connection provides a large number of leads for coupling to the conductive layers of the capacitor. The large number of leads reduce the inductance in the connection. For a thin substrate, the length of the conductive material connecting the capacitor to the die is short, and the inductance and resistance of the conductive material is low. A system comprising two dies can be fabricated in a small volume using a plurality of substrates and a single controlled collapse chip connection compatible capacitor for decoupling the two dies.

*Express Mail* ma	alling label number: <u>FL5177933391</u> December 28, 1999	15
Date of Deposit:	December 28, 1994	
I hereby certify that th	is paper or fee is being deposited with the	
	ervice "Express Mail Post Office to Addressee"	
service under 37 CFR	1.10 on the date indicated above and is	
	stant Commissioner for Patents,	
Washington, D.C. 202	31	
Printed Name:	Sygwa Hise,	
Signature:	May by	